|
|||||||||||||||
FreeRTOS Support ArchiveThe FreeRTOS support forum is used to obtain active support directly from Real Time Engineers Ltd. In return for using our top quality software and services for free, we request you play fair and do your bit to help others too! Sign up to receive notifications of new support topics then help where you can.
Loading
Suggestion to MicroBlaze portPosted by dze on August 7, 2007 I'm using FreeRTOS hardly with MicroBlaze5 on the ML-401 board. Great Work !!! Thank you Richard Barry. Regarding to the FreeRTOS port for the MicroBlaze I feel free to recommend the following change: port.c line 53/54 /* Tasks are started with interrupts enabled. */ #define portINITIAL_MSR_STATE( ( portSTACK_TYPE ) 0x02 ) change to /* Tasks are started with interrupts enabled. */ #define portINITIAL_MSR_STATE( ( portSTACK_TYPE ) (XPAR_MICROBLAZE_0_RESET_MSR | 0x02) ) Background: You can (I do) use the MicroBlaze with instruction cache & data cache. The ICE/DCE bit (instruction/data cache enable bit) is contained inside the MSR (Machine Status Register). The ICE/DCE bit will be lost each time a task is created, because the MSR initial state in stack clears them. One way to avoid this is to use the initial state given in the define from the Xilinx EDK. Regards Dirk RE: Suggestion to MicroBlaze portPosted by Richard on August 7, 2007 Thanks for your valuable feedback. I will open a change request with your suggestion. Regards.
Copyright (C) Amazon Web Services, Inc. or its affiliates. All rights reserved.
|
|||||||||||||||
NXP tweet showing LPC5500 (ARMv8-M Cortex-M33) running FreeRTOS.
Meet Richard Barry and learn about running FreeRTOS on RISC-V at FOSDEM 2019
Version 10.1.1 of the FreeRTOS kernel is available for immediate download. MIT licensed.
View a recording of the "OTA Update Security and Reliability" webinar, presented by TI and AWS.
FreeRTOS and other embedded software careers at AWS.
